This website uses cookies to manage authentication, navigation, and other functions. By using our website, you agree that we can place these types of cookies on your device.
Demonstrator system for the extended DEEP architecture. It is based on second generation Intel® Xeon PhiTM CPUs, connecting Booster Nodes (BN) and Cluster Nodes (CN) via a single, uniform network and introducing NVM and NAM resources for parallel I/O and multi-level checkpointing.